Rev. 1-10-03 Effective March 1998

DECLARATION AND POWER OF ATTORNEY FOR U.S. PATENT APPLICATION

(X) Original () Supplemental () Substitute () PCT () DESIGN

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Title: LOGIC CIRCUIT OPTIMIZING METHOD, LOGIC CIRCUIT OPTIMIZING DEVICE AND LOGIC CIRCUIT COMPOSING DEVICE

of which is described and claimed in:
() the attached specification, or
(X) the specification in application Serial No. _____, filed February 9, 2004, and with amendments through _____ _____, or
() the specification in International Application No. , filed , and as amended on (if applicable).

I hereby state that I have reviewed and understand the content of the above-identified specification, including the claims, as amended by any amendment(s) referred to above.

I acknowledge my duty to disclose to the Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, §1.56.

I hereby claim priority benefits under Title 35, United States Code, §119 (and §172 if this application is for a Design) of any application(s) for patent or inventor's certificate listed below and have also identified below any application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

COUNTRY	APPLICATION NO.	DATE OF FILING	PRIORITY CLAIMED
Japan	**2003-032438**	**February 10, 2003**	**Yes**

I hereby claim the benefit under Title 35, United States Code §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code §112, I acknowledge the duty to disclose information material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION SERIAL NO.	U.S. FILING DATE	STATUS: PATENTED, PENDING, ABANDONED

And I hereby appoint Michael R. Davis, Reg. No. 25,134; Matthew M. Jacob, Reg. No. 25,154; Warren M. Cheek, Jr., Reg. No. 33,367; Nils Pedersen, Reg. No. 33,145; Charles R. Watts, Reg. No. 33,142; Michael S. Huppert, Reg. No. 40,268; and Jeffrey R. Filipek, Reg. No. 41,471, who together constitute the firm of WENDEROTH, LIND & PONACK, L.L.P., as well as any other attorneys and agents associated with Customer No. 000513, to prosecute this application and to transact all business in the U.S. Patent and Trademark Office connected therewith.

I hereby authorize the U.S. attorneys and agents named herein to accept and follow instructions from Hirano Patent Office as to any action to be taken in the U.S. Patent and Trademark Office regarding this application without direct communication between the U.S. attorneys and myself. In the event of a change in the persons from whom instructions may be taken, the U.S. attorneys named herein will be so notified by me.

Direct Correspondence to:	Direct Telephone Calls to:
CUSTOMER NO. 000513	WENDEROTH, LIND & PONACK, L.L.P. 2033 "K" Street, N.W., Suite 800 Washington, D.C. 20006-1021 Phone:(202) 721-8200 Fax:(202) 721-8250

Full Name of First Inventor	FAMILY NAME KIMURA	FIRST GIVEN NAME Tomoo	SECOND GIVEN NAME	
Residence & Citizenship	CITY Fukuoka-Shi	STATE OR COUNTRY Japan	COUNTRY OF CITIZENSHIP Japan	
Post Office Address	ADDRESS 2-2-51-303, Higashihirao, Hakata-Ku, Fukuoka-Shi, Fukuoka-Ken, Japan	CITY	STATE OR COUNTRY	ZIP CODE
Full Name of Second Inventor	FAMILY NAME ISHIDA	FIRST GIVEN NAME Kenichi	SECOND GIVEN NAME	
Residence & Citizenship	CITY Kyotanabe-Shi	STATE OR COUNTRY Japan	COUNTRY OF CITIZENSHIP Japan	
Post Office Address	ADDRESS 1-30-5, Yamatehigashi, Kyotanabe-Shi, Kyoto, Japan	CITY	STATE OR COUNTRY	ZIP CODE
Full Name of Third Inventor	FAMILY NAME INOMOTO	FIRST GIVEN NAME Tomoyuki	SECOND GIVEN NAME	
Residence & Citizenship	CITY Iizuka-Shi	STATE OR COUNTRY Japan	COUNTRY OF CITIZENSHIP Japan	
Post Office Address	ADDRESS 82-132-303, Oaza Ikawa, Iizuka-Shi, Fukuoka-Ken, Japan	CITY	STATE OR COUNTRY	ZIP CODE
Full Name of Fourth Inventor	FAMILY NAME	FIRST GIVEN NAME	SECOND GIVEN NAME	
Residence & Citizenship	CITY	STATE OR COUNTRY	COUNTRY OF CITIZENSHIP	
Post Office Address	ADDRESS	CITY	STATE OR COUNTRY	ZIP CODE
Full Name of Fifth Inventor	FAMILY NAME	FIRST GIVEN NAME	SECOND GIVEN NAME	
Residence & Citizenship	CITY	STATE OR COUNTRY	COUNTRY OF CITIZENSHIP	
Post Office Address	ADDRESS	CITY	STATE OR COUNTRY	ZIP CODE

Full Name of Sixth Inventor	FAMILY NAME	FIRST GIVEN NAME	SECOND GIVEN NAME	
Residence & Citizenship	CITY	STATE OR COUNTRY	COUNTRY OF CITIZENSHIP	
Post Office Address	ADDRESS	CITY	STATE OR COUNTRY	ZIP CODE

I further declare that all statements made herein of my own knowledge are true, and that all statements on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

1st Inventor _____ Date _____
Tomoo KIMURA

2nd Inventor _____ Date _____
Kenichi ISHIDA

3rd Inventor _____ Date _____
Tomoyuki INOMOTO

4th Inventor _____ Date _____

5th Inventor _____ Date _____

6th Inventor _____ Date _____

The above application may be more particularly identified as follows:

U.S. Application Serial No. _____ Filing Date February 9, 2004

Applicant Reference Number SWUS-H155001 Atty Docket No. 2004_0156A

Title of Invention LOGIC CIRCUIT OPTIMIZING METHOD, LOGIC CIRCUIT OPTIMIZING DEVICE AND LOGIC CIRCUIT COMPOSING DEVICE